AbstrQct-A new method for improving the slew rate of a switched-capacitor integrator is introduced. A booster circuit is used to measure the integrator input voltage and then inject a proportionate amount of charge at the integrator output. The boosted integrator significantly reduces the settling time due to amplifier slewing. In addition, the booster has no adverse effect on the noise and stability performance of the integrator. The booster stage increases the total static integrator power by 3695 and the total die area by 22%.
I. INTRODUCTION
A COMMON requirement in switched-capacitor circuits is a fast settling time on the amplifiers. In addition, the amplifier in such a circuit may need to drive a large capacitive load in order to reduce the effects of thermal (U/C) noise. A direct result of these requirements is that a large output drive current is necessary on the amplifier in order to quickly change the voltage on the large capacitive loads and subsequently settle to the final value. Often, the amplifier slew rate will severely limit the settling time of the circuit. Fig. l(a) shows a typical noninverting switchedcapacitor integrator with nonoverlapping clocks $1 and 42. The worst-case capacitive load on the amplifier occurs during 42 and depends predominantly on the input capacitor Cl, plus parasitics and loading effects of the next stage (collectively represented by CL). The effect of the slewing is shown in Fig. l(b) , where the limited slew rate of the amplifier prevents the output voltage V&T from settling before the end of the $2 clock cycle.
Unfortunately, increasing the amplifier slew rate is often at odds with requirements for low power dissipation. The simplest method for increasing an amplifier slew rate is to increase the quiescent current in the input stage, thereby directly increasing the standby current in the entire amplifier. In this paper, a new method is introduced which boosts the slew rate of a noninverting switched-capacitor integrator. Since the integrator is an important building block in most switchedcapacitor circuits, a complete high-slew integrator may be used Manuscript received November 19, 1993; revised June 1, 1994. to provide fast settling in lieu of using a high-slew amplifier. The new method boosts the current only at the output of the amplifier, and the extra current is only provided on an asneeded basis, thereby adding only a small amount to the total standby current of the circuit.
II. DESCRIPTION OF BOOSTED INTEGRATOR
A block diagram of the boosted integrator is shown in Fig. 2(a) . This diagram shows a switched-capacitor integrator with an added external boost circuit which provides a dynamic current boost at the output of the amplifier. This is accomplished by measuring the input voltage and then injecting a proportionate amount of charge at the output of the integrator. The booster operates completely open loop with respect to the amplifier and reduces the amplifier to an error correction role. Thus, the requirements on the amplifier are relaxed because the boost stage does the bulk of the work. For example, if the booster circuit is 90% accurate, then the amplifier has only to settle the final 10% of the final value.
The booster circuit ( Fig. 2(b) ) contains four parts: a sampling capacitor C2, a charge amplifier (A41-M4), a pair of current mirrors, and a shut-off switch. This sampling capacitor 0018-9200/94$04.00 0 1994 IEEE is ten times smaller than the sampling capacitor Cl at the integrator amplifier input, which reduces the added input capacitance presented by the booster. The sampling capacitor is connected to the input devices Ml and A43 of the charge amplifier, whose input is at a virtual ground due to the biasing scheme (the sources of biasing transistors M2 and M4 are grounded). The current mirrors copy the charge amplifier output current to the booster output and also provide a gain of ten. The "DONE" switch is open during the quiescent state and prevents any undesirable loading effects on the integrator amplifier. The actual implementation of the "DONE" switch will be explained later.
A brief summary of the operation of the circuit is as follows: During the 41 clock phase, the input voltage VIN is sampled onto capacitor Cz. At the beginning of $2, the "DONE" switch is closed. Assuming a positive input voltage, the voltage presented to the charge amplifier during $2 will be negative (because the input voltage is inverted by the switching of Cz). Thus, the source of Ml will be pulled down, M3
will turn off, and a large current will flow through Ml. This current is mirrored and amplified by the top current mirror and then is dumped directly on the output of the integrator. This current will have some initial peak value, and will then continually decrease as C2 is discharged and V&l drops.
When the discharge of Cz is complete, the circuit disconnects itself from the amplifier by opening the "DONE" switch. Note that depending on the polarity of VAN, only half of the circuit (top or bottom) will operate during boosting. A time-domain solution for the current through Ml may be found assuming a positive input voltage VIN so that only the top half of the circuit operates (a corresponding solution for the current through M3 may be found for negative VI& Thus, a negative voltage is presented at the source of Ml during $2 via the negatively-charged C2. Since the source of Ml is fed directly to Cz, the capacitor current may be equated to the drain current for the drain current and the transconductance of Ml (at the beginning of the $2 clock phase). (2) is an exact solution for the drain current of Ml, neglecting drain-source resistances and assuming that only the top half of the total circuit is working. As C2 reaches the very end of its discharge, the charge amplifier will return to its symmetrical quiescent state as M3 turns back on and the remaining charge on C2 is bled off. The boost current IBoosT will approximate (2), limited by the finite frequency response of the current mirror and amplified by the current mirror gain.
For design purposes, it is useful to approximate the transient performance of the booster circuit with a single RC time constant ~00s~ determined by the resistance seen by C2. By inspection, this resistance consists of the resistances of switches S2 and S3 (~~2 and ~~3, respectively), plus the resistance looking into the charge amplifier (l/g,1 or l/yms, depending on which half of the circuit is working). Thus, a useful limit on the booster time constant 7~00s~ can be represented by:
where l/g m ,worst case is the worst-case resistance looking into the input transistors Ml and M3 of the charge amplifier. The worst-case (largest) value for l/g,1 will occur at minimum ID1 or 103, which, by inspection of (2), occurs at the end of the boost cycle (maximum t). Thus, l/gm,worst Case = max (l/9ml,quiescent 7 l/$n3,quiescent)* The control for the "DONE" switch is generated by sensing an "off' condition at either current mirror. Thus, if either current mirror is conducting zero current (indicating a half circuit shutdown during a boost), the DONE switch is closed and the boost current is conducted to the output of the integrator. When the boost is complete, both mirrors conduct a small standby current, and the DONE is switch opened, thereby disconnecting the booster from the integrator. The integrator amplifier then completes the charge transfer to high accuracy. In addition, since the booster is separated The implementation of Fig. 3 has several limitations due to the speed of t of the curren t mi he shutoff circui t and the tinite bandwidth ar. if the shutoff circuit is rrors. In particul late turning on the output devices at the beginning of the clock cycle, a significant amount of charge ~nay be lost at from the integrator by open switches, it does not affect the noise performance and stability of the complete integrator.
the output of the booster. The b( to this effect because the peak )os ter is p;lr't icl My Oc'c'll sensitive boost current r-s at the beginning of the cycle. Similarly, bandwidth limit;ltions in the current mirror may cause the shutoff circuit to activ;lte 111. CIRC-UIT DESIGN before the charge at the output is completely effects were accoun ted for by ad_justing the trans t'erred. These of tI1c c,utp11t A complete design for the booster circuit is shown in Fig. 3 . The charge amplifier is formed by Ml-ML The two current mirrors are formed bv IUS-Ml0 and ,211 l-MM. These cascade current mirrors contain a source f*ollower between the input and output in order to extend the output swing [5] . The ratio between sampling capacitors ('1 /<'z is 8.5 (instead of ten) in order to case the layout. sizes devices of the current mirrors in an attempt to optimize the overall performance. This w;1s done at the simulation level. In addition, performance differences between the JI-~~;~~JNA ;md p-channel t ransistors led to dif'f'crcnt gains in the two current mirrors (7.cix and 8.6~ j.
Transistors 11117~.'1!24, switches S'LS8, and the four logic gates form a shutof'!' circuit in order to perform the "DONE" function. Although conceptually modeled by a single switch in Fig. 2(b) , this circuit actually works by operating four switches inside the current mirrors, thus avoiding any IK drop in the "DONE" switch. The yuiescent power is also reduced because the output transistors M!MZ 10 and Al 15-N Hi are off during the quiescent state. The circuit works as follows: both legs of the shutoff circuit (transistors ,U17-M20 and M214l24) nominally carry a current of 20 //A. However, transistors rzI 194!2(~ and M2l-M22 are sized to Cal-i-y twice as much current as their counterparts on the opposite rail. Thus, in the quiescent state, l;jl; = 4 and 1'~~~ = +L The outputs of' the logic gates then drive switches ,%LS'rC in order to cnablc/dis;tblc the booster output transistors. In Fig. 3 , the switches are shown in their quiescent position, thereby turning off' transistors M!, and !zZ 1,' and effectively disconnecting the booster from the integrator. During booster operation, half of' the circuit (top or bottom) will turn off, and the remainin& J 20 /LA current source will charge its output node to its own rail. This change in the logic level (either C'& or \>~l!~ will change levels, depending on whether the top or bottom half' shuts of-f-) will subsequently close S'S and S7 and open S'fi and SX, which will turn on mirror outputs fU!MllO and M LLZ! 16 and thus connect the booster to the integrator. When boosting is complete. both halves of the circuit will be on, and the switches will return to their quiescent state.
For small input voltages, the ol't'set mism;itch between the tegrator amplifi er and the overcompensat e and subse booster ~nav cause the booster to curren t. However, any added set sation h as no appreciable effect settling time for 1 arger magnitudes much larger input than Characteristics of the test chip are shown in 'I';~blc 1. The integrator amplifier is ti single-stage folded-c;tscode &sign. For comparison purposes, the test chip cont;lins ;ul identic;11 integrator without the boost circuit. As SWJI in Fig. 4 , the booster adds about kL T3'i: more ;u-e;i to the 1ot;il intcgr':itor as compared to the unboosted integrator. Fig. 5 shows the performance ot' the unboostcd ;lnd boosted integrators. In the unboosted c;tsc. amplifier slcwin~ ;it 1 .8 v/p s dominates the settli slew rate is increased to boos ted c;tsc, the the boo,\t (7.s x improvement).
but the booster only pro\ i&s ;1bout 70'4' of the total necessary charge. 'I'huh. ttic 4ilplilicr must settle the final 30'& which includes ;i short period 01' slcwillg ;it I .S V///s. We believe that this performance coul~~ bc improved bk, e a better design of the "DONI? shutot't' circuit it] the booster. Table II shows the settling times to 1 ',I/: XUI-;lc\/. i By comparison. if'the -3OO //A idle cur-rc'rlt in the booster-~1s instead applied directly to the ;uqMcr, thc'll the ;implificr t;Gl Cascode amplifier). This would only increase the ampnner slew rate by approximately 50% in an unboosted integrator configuration.
V. CONCLUSION
A new method has been introduced for boosting the slew rate of a switched-capacitor integrator by boosting the integra- tor as a whole, thereby avoiding any redesign of the amplifier. In addition, since the booster circuit is disconnected from the integrator after boosting, there are no added noise or loading effects. The circuit is particularly useful in low-power and lownoise applications such as E-A modulators, data converters, and switched-capacitor filters.
